ABSTRACT OF THE DISCLOSURE

An apparatus and method for executing block data transfer instruction inside a processor. The apparatus is capable of finding out the registers and their

5 corresponding addresses that must be processed from the decode information of a register list. By processing the data in the specified registers only, program code as well as memory access cycles can be reduced and performance of the processor can be improved.